# Vivado从此开始(To Learn Vivado From Here)



#### 本书围绕Vivado四大主题

- 设计流程
- 时序约束
- 时序分析
- Tcl脚本的使用



作者: 高亚军 (Xilinx战略应用高级工程师)

- 2012年2月,出版《基于FPGA的数字信号处理(第1版)》
- 2012年9月,发布网络视频课程《Vivado入门与提高》
- 2015年7月,出版《基于FPGA的数字信号处理(第2版)》
- 2016年7月,发布网络视频课程《跟Xilinx SAE学HLS》

◆ 内容翔实全面: 涵盖Vivado所有基本功能

◆ 讲解深入浅出:结合大量案例,帮助读者加强对基本概念的理解
◆ 描述图文并茂:给出具体操作步骤,易于快速动手实践

# **ALL PROGRAMMABLE**

## **Understanding Implementation Strategies**

Lauren Gao

# Implementation

opt_design
power_opt_design
place_design
power_opt_design
phys_opt_design
route_design
phys_opt_design

# Logic Optimization (opt\_design)

#### Retargeting

- Example: A MUXF7 replaced by a LUT3 can be combined with other LUTs
- Example: Simple cells such as inverters are absorbed into downstream logic

#### Constant Propagation

- Eliminated logic
  - Example: an AND with a constant o input
- Reduced logic
  - Example: A 3-input AND with a constant 1 input is reduced to a 2-input AND
- Redundant logic
  - Example: A 2-input OR with a logic o input is reduced to a wire

#### Sweep

- Removes cells that have no loads

#### Block RAM Power Optimization

- Changing the WRITE\_MODE on unread ports of true dual-port RAMs to NO\_CHANGE
- Applying intelligent clock gating to block RAM outputs

# Logic Optimization (opt\_design)

#### > Remap

- Remap combines multiple LUTs into a single LUT to reduce the depth of the logic

#### Resynth Area

– Resynth Area performs re-synthesis in area mode to reduce the number of LUTs.

#### Resynth Sequential Area

 Resynth Sequential Area performs re-synthesis to reduce both combinational and sequential logic



# opt\_design

opt\_design [-retarget] [-propconst] [-sweep] [-bram\_power\_opt] [-remap] [-resynth\_area] [-resynth\_seq\_area] [-directive <arg>] [-quiet] [-verbose]

Opt Design (opt_design)	
is_enabled	
tcl. pre	
tcl. post	
-verbose	
-directive	Default 👻
More Options	Explore ExploreArea ExploreSequentialArea AddRemap RuntimeOptimized NoBramPowerOpt
	Default

opt\_design -directive NoBramPowerOpt
opt\_design -retarget -propconst -sweep

# **Power Optimization**

- > Optimize dynamic power using clock gating but do not change the clocks or logic of the design
- It can be run AFTER LOGIC OPTIMIZATION or after placement





#### power\_opt\_design

- power\_opt\_design [-quiet] [-verbose]
- set\_power\_opt [-include\_cells <args>] [-exclude\_cells <args>]
   [-clocks <args>] [-cell\_types <args>] [-quiet] [-verbose]

set\_power\_opt -cell\_types {bram reg}
power\_opt\_design



# Place Design (place\_design)

Directive	Designs Benefitted
BlockPlacement	Designs with many block RAM, DSP blocks, or both
ExtraNetDelay	Designs that anticipate many long-distance net connections and nets that fan out to many different modules
SpreadLogic	Designs with very high connectivity that tend to create congestion
ExtraPostPlacementOpt	All design types
SSI	SSI designs that might benefit from different styles of partitioning to relieve congestion or improve timing.



# **Place Design Directives**

#### Wire Length

WLDrivenBlockPlacement AltWLDrivenPlacement (UltraScale Only) LateBlockPlacement

#### **Spread Logic**

SpreadLogic\_high SpreadLogic\_medium SpreadLogic\_low

#### **Extra Net Delay**

ExtraNetDelay\_high ExtraNetDelay\_medium ExtraNetDelay\_low

#### SSI

SSI\_ExtraTimingOpt SSI\_SpreadSLLs SSI\_BalanceSLLs SSI\_BalanceSLRs SSI\_HighUtilSLRs

# place\_design

place\_design [-directive <arg>][-no\_timing\_driven][-timing\_summary]
[-unplace][-post\_place\_opt][-quiet][-verbose]

#### -unplace:

- Unplace all the instances which are not locked by constraints

#### -post\_place\_opt

- Run optimization after placement to improve critical path timing at the expense of additional placement and routing runtime
- This optimization can be run at any stage after placement, and can be particularly effective on a routed design
- Any placement changes will result in unrouted connections, so route\_design will need to be run after -post\_place\_opt

## place\_design

```
proc runPPO { {numIters 1} {enablePhysOpt 1} } {
  for {set i 0} {$i < $numIters} {incr i} {
    place_design -post_place_opt
    if {$enablePhysOpt != 0} {
        phys_opt_design
      }
    route_design
    if {[get_property SLACK [get_timing_paths ]] >= 0} {break};
#stop if timing is met
    }
}
```

place\_design phys\_opt\_design route\_design runPPO 4 1

Place Design (place_design)	1
tcl.pre	
tcl. post	
-directive	Default
More Options	

# Physical Optimization (phys\_opt\_design)

- Physical optimization performs timing-driven optimization on the negative-slack paths of a design
- > Two modes of operation
  - post-place
  - post-route

phys\_opt\_design [-fanout\_opt] [-placement\_opt] [-routing\_opt] [-rewire] [-critical\_cell\_opt] [-dsp\_register\_opt] [-bram\_register\_opt] [-bram\_enable\_opt] [-shift\_register\_opt] [-hold\_fix] [-retime] [-force\_replication\_on\_nets <args>] [-directive <arg>] [-critical\_pin\_opt] [-clock\_opt] [-quiet] [-verbose]



# Routing

Router can start with a placed design that is

- Unrouted
- Partially routed
- Fully routed

route\_design [-unroute] [-release\_memory] [-nets <args>] [-physical\_nets] [-pin <arg>] [-directive <arg>] [-tns\_cleanup][-no\_timing\_driven] [-preserve] [-delay] [-auto\_delay] -max\_delay <arg> -min\_delay <arg> [-timing\_summary] [-finalize] [-quiet] [-verbose]



#### route\_design

route\_design
write\_checkpoint -force \$outputDir/post\_route
report\_timing\_summary -file \
\$outputDir/post\_route\_timing\_summary.rpt

# Get the nets in the top 10 critical paths, assign to \$preRoutes set preRoutes [get\_nets -of [get\_timing\_paths -max\_paths 10]] # route \$preRoutes first with the smallest possible delay route\_design -nets [get\_nets \$preRoutes] -delay # preserve the routing for \$preRoutes and continue with the rest # of the design route\_design -preserve



## route\_design

```
# get nets of the top 10 setup-critical paths
set preRoutes [get_nets -of [get_timing_paths -max_paths 10]]
# get nets of the top 10 hold-critical paths
lappend preRoutes [get_nets -of \
[get_timing_paths -hold -max_paths 10]]
# route $preRoutes based on timing constraints
route_design -nets [get_nets $preRoutes] -auto_delay
# preserve the routing for $preRoutes and continue with the rest
# of the design
route_design -preserve
```

```
route_design
# Unroute all the nets in u0/u1, and route the critical nets
# first
route_design -unroute [get_nets u0/u1/*]
route_design -delay -nets [get_nets $myCritNets]
route_design -preserve
```

### route\_design

Command	Function	
report_route_status	Reports route status for nets	
report_timing	Performs path endpoint analysis	



## **Implementation Strategies**



# **Implementation Strategies**

Performance\_Explore Performance\_ExplorePostRoutePhysOpt Performance\_RefinePlacement Performance\_WLBlockPlacement Performance\_WLBlockPlacementFanoutOpt Performance\_LateBlockPlacement Performance\_NetDelay\_high Performance\_NetDelay\_medium Performance\_NetDelay\_low Performance\_ExploreSLLs Performance\_Retiming Congestion\_SpreadLogic\_high Congestion\_SpreadLogic\_medium Congestion\_SpreadLogic\_low Congestion\_SpreadLogicSLLs Congestion\_BalanceSLLs Congestion\_BalanceSLRs Congestion\_CompressSLRs

Flow\_RunPhysOpt Flow\_RunPostRoutePhysOpt Flow\_RuntimeOptimized Flow\_Quick

Area\_Explore

User Defined Strategy

Default

Power\_DefaultOpt

#### **Summary**

- Implementation strategies are made of different design flows with its different directive
- > Directive is an important option in its corresponding design flow
- Choose proper implementation strategy according to your design requirements instead of using default only

