Index of /static/FPGA/books/Vivado从此开始/

../
Video_10_IO_and_Clock_Planning.pdf                 18-Jun-2021 14:13             1061326
Video_11_Some_Tips_About_Design_Flow.pdf           18-Jun-2021 14:13             1319309
Video_12_Basic_Concept_and_Terminology_of_Timin..> 18-Jun-2021 14:13              997599
Video_13_Create_Basic_Clock_Period_Constraint.pdf  18-Jun-2021 14:13             1211309
Video_14_Setting_Input_Delay.pdf                   18-Jun-2021 14:13             1138457
Video_15_Setting_Output_Delay.pdf                  18-Jun-2021 14:13             1176810
Video_16_Virtual_Clock.pdf                         18-Jun-2021 14:13             1178013
Video_17_Setting_Multicycle_Path_Constraint.pdf    18-Jun-2021 14:13              753767
Video_18_Setting_False_Path.pdf                    18-Jun-2021 14:13              896174
Video_19_XDC_Precedence.pdf                        18-Jun-2021 14:13             1096436
Video_1_Vivado_Design_Flow_Overview.pdf            18-Jun-2021 14:13             1049672
Video_20_Design_Analysis_After_Synthesis_PartI.pdf 18-Jun-2021 14:13              927035
Video_21_Design_Analysis_After_Synthesis_PartII..> 18-Jun-2021 14:13              796798
Video_22_UltraFast_Design(1)_Basic_Introduction..> 18-Jun-2021 14:13              921349
Video_23_UltraFast_Design(2)_Clocking.pdf          18-Jun-2021 14:13             1344253
Video_24_UltraFast_Design(3)_RTL_Coding(1).pdf     18-Jun-2021 14:13             1010557
Video_25_UltraFast_Design(3)_RTL_Coding(2).pdf     18-Jun-2021 14:13             1583872
Video_26_UltraFast_Design(4)_Timing_Constraint.pdf 18-Jun-2021 14:13             1304734
Video_27_UltraFast_Design(5)_Defining_Clock_Gro..> 18-Jun-2021 14:13              945738
Video_28_UltraFast_design(6)_Manage_IP_Constrai..> 18-Jun-2021 14:13              571495
Video_29_UltraFast_Design(7)_Use_DRC_in_Vivado.pdf 18-Jun-2021 14:13              780248
Video_2_Designing_with_IP.pdf                      18-Jun-2021 14:13             1186872
Video_30_UltraFast_Design(8)_Impl_Strategies.pdf   18-Jun-2021 14:13              870728
Video_31_UltraFast_Design(9)_Timing_Closure_Par..> 18-Jun-2021 14:13              701350
Video_32_UltraFast_Design(10)_Timing_Closure_Pa..> 18-Jun-2021 14:13              904088
Video_33_UltraFast_Design(11)_Power_Est_Opt.pdf    18-Jun-2021 14:13              808766
Video_34_Vivado_IP_Integrator.pdf                  18-Jun-2021 14:13             1398752
Video_35_TCL_Vivado_One_World_1.pdf                18-Jun-2021 14:13             1270333
Video_36_TCL_Vivado_One_World_2.pdf                18-Jun-2021 14:13             1375591
Video_37_TCL_Vivado_One_World_3.pdf                18-Jun-2021 14:13              971745
Video_38_TCL_Vivado_One_World_4.pdf                18-Jun-2021 14:13              650593
Video_39_TCL_Vivado_One_World_5.pdf                18-Jun-2021 14:13             1237098
Video_3_Logic_Simulation_with_XSim.pdf             18-Jun-2021 14:13              803678
Video_40_TCL_Vivado_One_World_6.pdf                18-Jun-2021 14:13             1281412
Video_41_TCL_Vivado_One_World_7.pdf                18-Jun-2021 14:13             1453686
Video_4_Logic_Simulation_with_ModelSim.pdf         18-Jun-2021 14:13              690473
Video_5_Synthesis.pdf                              18-Jun-2021 14:13             1340182
Video_6_Implementation.pdf                         18-Jun-2021 14:13             1245030
Video_7_Incremental_Implementation.pdf             18-Jun-2021 14:13             1010767
Video_8_Five_Most_Commonly_Used_Tcl_Commands.pdf   18-Jun-2021 14:13             1702145
Video_9_Debug.pdf                                  18-Jun-2021 14:13             1175708